

Description

MOBILITY ENHANCED CMOS DEVICES

BACKGROUND OF INVENTION

[0001] The invention generally relates to a semiconductor device and method of manufacture and, more particularly, to a stress enhanced complementary metal-oxide-semiconductor (CMOS) device and method of manufacture.

[0002] As semiconductor devices continue to evolve towards higher densities of circuit elements, the performance of materials used for the devices becomes more critical to overall performance, such as charge carrier mobility. One approach for enhancing performance involves imparting local mechanical stresses. In the case of a (100) Si surface orientation with current flow in the $\langle 110 \rangle$ direction, electron mobility and, thus, n-channel field effect transistor (nFET) performance, may be improved by imparting tensile stress along (i.e., parallel to) the direction of a current flow. Additionally, hole mobility and, thus, p-channel field effect transistor (pFET) performance, may be enhanced by

imparting compressive stress parallel to the direction of current flow.

[0003] One approach for enhancing stress is to fabricate CMOS devices on substrates having a thin strained silicon (Si) layer on a relaxed SiGe buffer layer which exhibit substantially higher electron and hole mobility in strained Si layers than in bulk silicon layers. Furthermore, metal oxide semiconductor field effect transistors (MOSFETs) with strained Si channels exhibit enhanced device performance compared to devices fabricated in conventional (unstrained) silicon substrates. However, this traditional approach has several drawbacks. Specifically, no pFET improvement has been observed for Ge concentrations less than 30%. Furthermore, as Ge concentrations increase to a level required to enhance performance of p-channel field effect transistors, so does defect density. Dopant diffusion (e.g., of arsenic) is also problematic in SiGe layers and can lead to degraded short channel effects.

[0004] Another problem faced by conventional stress inducing techniques relates to achieving a balanced stress profile in the channel. Uneven stress profiles may result from non-uniform Ge distributions in SiGe layers, unevenly formed stress inducing films, and stress inducing structures that

are unevenly spaced from a channel. Such irregularities are common occurrences that can diminish the beneficial effects of the stress inducing materials.

[0005] The invention is directed to overcoming one or more of the problems as set forth above.

SUMMARY OF INVENTION

[0006] In a first aspect of the invention, a method of forming a semiconductor structure is provided. The method entails forming a field effect transistor gate on a substrate. Then a mandrel layer is formed. Then spacer voids are formed between the gate and mandrel layer. Subsequently, recesses are created in the substrate below and in alignment with the spacer voids. A first portion of the recesses are filled with a stress imposing material. A second portion of the recesses are next filled with a semiconductor material. Then the mandrel layer is removed. The resulting structure includes stress inducing material in alignment with spacer locations and adjacent to a channel region for the gate.

[0007] In a second aspect of the invention, a method of forming a semiconductor structure is provided. The method entails forming dummy spacers on sides of a gate formed on a substrate. Next, a mandrel layer is formed with portions

abutting the dummy spacers. After forming the mandrel layer, the dummy spacers are removed to form spacer voids between the gate and mandrel layer. Next, recesses are created in the substrate below and in alignment with the first spacer voids. A first portion of the recesses are then filled with a stress imposing material. Then, a second portion of the recesses are filled with a semiconductor material. Next the mandrel layer is removed.

[0008] In a third aspect of the invention, a method of forming a semiconductor structure with two types of field effect transistor devices is provided. The method entails forming first and second types of field effect transistor gate on a substrate. A first dummy spacer and a second dummy spacer are formed for each of the first type of field effect transistor gate and the second type of field effect transistor gate. The first dummy spacer is formed on a first side of each gate, and the second dummy spacer is formed on a second side of each gate opposite the first side. Next, a first mandrel layer is formed with portions abutting the dummy spacers for each type of gate.

[0009] After forming the mandrel layer, the second type of field effect transistor gate and the first and second dummy spacers for the second type of field effect transistor gate

are all masked. The next several steps, as described below are performed on the first type of field effect transistor gate, which is now the unmasked field effect transistor gate.

[0010] The first and second dummy spacers are removed from the unmasked field effect transistor gate to form a first spacer void between the gate and the mandrel layer and a second spacer void between the gate and the mandrel layer for the unmasked field effect transistor gate. Next, a first recess is created in the substrate below and in alignment with the first spacer void for the unmasked field effect transistor gate. Then, a second recess is created in the substrate below and in alignment with the second spacer void for the unmasked field effect transistor gate. A first portion of the first recess and a first portion of the second recess for the unmasked field effect transistor gate are then filled with a stress material configured to enhance performance of the unmasked field effect transistor gate. Then, a second portion of the first recess and a second portion of the second recess for the unmasked field effect transistor gate are filled with a semiconductor material.

[0011] Subsequently, the second type of field effect transistor

gate and the first and second dummy spacers for the second type of field effect transistor gate are all unmasked. Then, the first type of field effect transistor gate and areas of the substrate corresponding to the first type of field effect transistor gate are covered by a mandrel layer. The steps described in the preceding paragraph are then performed for the unmasked field effect transistor gate, which is now the second type of field effect transistor gate. After completing the steps, the first type of field effect transistor gate, the first and second dummy spacers for the first type of field effect transistor gate and areas of the substrate corresponding to the first type of field effect transistor gate are unmasked. The mandrel layer is then removed.

[0012] In a fourth aspect of the invention, a semiconductor structure is provided. The structure includes a substrate with a field effect transistor gate on the substrate. The gate has a first side and a second side. A first spacer is provided against a first side of the gate and a second spacer is provided against a second side of the gate. A first recess in the substrate, that is approximately directly below the first spacer, has a first side approximately in alignment with the first side of the gate. A second recess

in the substrate, that is approximately directly below the second spacer, has a second side approximately in alignment with the second side of the gate. A stress imposing material fills a first portion of the first recess and a first portion of the second recess. A semiconductor material fills a second portion of the first recess and a second portion of the second recess.

BRIEF DESCRIPTION OF DRAWINGS

- [0013] Figure 1 shows a semiconductor structure including a gate, a gate dielectric layer and dummy spacers on a substrate;
- [0014] Figure 2 shows the semiconductor structure of Figure 1 with an added mandrel layer and a planarized surface;
- [0015] Figure 3 shows the semiconductor structure of Figure 2 with the dummy spacers removed to form voids;
- [0016] Figure 4 shows the semiconductor structure of Figure 3 with recesses in the substrate formed at the bottom of each void;
- [0017] Figure 5 shows the semiconductor structure of Figure 4 with an added interfacial layer;
- [0018] Figure 6 shows the semiconductor structure of Figure 5 with stress inducing material formed in the recesses;
- [0019] Figure 7 shows the semiconductor structure of Figure 6

with the stress inducing material formed in the recesses being etched back;

[0020] Figure 8 shows the semiconductor structure of Figure 7 with device quality epitaxially grown semiconductor material filling the top unfilled portion of the recesses; and

[0021] Figure 9 shows the semiconductor structure of Figure 8 with the mandrel layer removed.

DETAILED DESCRIPTION

[0022] The invention employs compressive or tensile imposing materials selectively introduced beneath and in alignment with spacer areas of a semiconductor substrate and adjacent to channel areas to enhance electron and hole mobility in CMOS circuits. An exemplary process in accordance with the invention entails steps of creating dummy spacers, forming a dielectric mandrel (i.e., mask), removing the dummy spacers, etching recesses into the underlying semiconductor substrate, introducing a compressive or tensile imposing material into a portion of each recess, and filling the remainder of each recess with substrate material.

[0023] Referring now to Figure 1, an exemplary starting structure comprised of a substrate 100 having a patterned gate 110, with a gate dielectric layer 120 and disposable (i.e.,

dummy) spacers 105 and 115 is shown. The substrate is a semiconductor substrate such as a silicon or silicon-on-insulator wafer 100. Such wafers are commercially available starting substrates for various discrete and integrated circuit (IC) semiconductor device applications. The dummy spacers 105 and 115 are comprised of a disposable material such as a nitride (Si_3N_4) film formed at side walls of the gate 110. Alternatively, if, for example, the gate has a gate cap (i.e., a dielectric layer, for example, a silicon nitride layer, a silicon oxy-nitride layer, or other material layers having high etching selectivity to subsequently formed dielectric layers), then a thin SiO_2 liner may be deposited followed by deposition of a polysilicon film to form the dummy spacers 105 and 115. The dummy spacers may, for example, have a thickness of approximately 100 to 1000 Å. The formation of the dummy spacers 105 and 115 can be carried out in a conventional manner, such as by using a sacrificial nitride film process.

[0024] Those skilled in the art will appreciate that conventional process steps may be used to fabricate the structure shown in Figure 1. A typical sequence may, for example, include first providing a semiconductor substrate 100. Next, an isolation scheme is used to isolate active devices

(e.g., MOSFETs). The isolation of semiconductor devices fabricated on the substrate 100 may be performed using local oxidation of substrate ("LOCOS") isolation techniques in both bulk silicon substrate applications and silicon-on-insulator ("SOI") substrate applications, trench isolation such as shallow trench isolation techniques in bulk silicon substrate applications, and mesa isolation in SOI substrate applications.

[0025] Well implants, which include p-wells or n-wells, are formed in the structure, typically after formation of the isolation regions, utilizing, for example, conventional ion implantation and activation annealing processes. The ion dosage and implant energies may vary depending of the type of dopant to be implanted as well as the desired depth of the well implant. Moreover, the activation annealing temperatures and times employed may also vary. The well implants are used to set threshold voltages.

[0026] Next, gate oxidation followed by gate patterning may be performed in a conventional manner to form the gate stack 110 and 120. The dummy spacers are then fabricated by depositing a disposable dummy spacer material and, if necessary, performing a spacer etch. It should be noted that the specific steps of the standard process flow

used to fabricate the structure shown in Figure 1 are not critical to the invention.

[0027] Now referring to Figure 2, a film is deposited and planarized to the top of the gate 110 to form a mandrel layer 205 and 210 over the active device region and abutting the dummy spacers 105 and 115. The mandrel layer 205 and 210 may be comprised of a dielectric film such as SiO_2 or a self-planarizing material (e.g., a spin-on polymer or oxide deposited in liquid form by reaction of methyl silane and hydrogen peroxide) that withstands etching of dummy spacers 105 and 115, as described below. Deposition may be performed using conventional deposition methods such as atmospheric pressure CVD, low pressure CVD (LPCVD) or plasma-enhanced CVD (PECVD). Planarization may be performed using chemical mechanical processing (CMP).

[0028] After forming the mandrel layer 205 and 210, the dummy spacers 105 and 115 may be removed using a wet or dry (e.g., plasma assisted) etch process. If the dummy spacers 105 and 115 are comprised of Si_3N_4 , then wet etching may be performed using concentrated hydrofluoric acid (HF), buffered HF or a boiling H_3PO_4 solution. If the dummy spacers 105 and 115 are comprised of polysilicon

with an SiO_2 liner, then wet etching may be performed to remove the polysilicon using mixtures of nitric acid (HNO_3) and hydrofluoric acid (HF) in water or acetic acid (CH_3COOH), or using a mixture of potassium hydroxide (KOH) in water and isopropyl alcohol. After removing the polysilicon, wet etching may be performed to remove the SiO_2 liner using a dilute solution of HF with or without the addition of ammonium fluoride (NH_4F) for buffering. Removal of the dummy spacers 105 and 115 results in spacer voids 305 and 310 as shown in Figure 3.

[0029] After removing the dummy spacers 105 and 115, the substrate (e.g., Si) is etched using a timed etch process to create recesses 405 and 410 at the bottom of the spacer voids 305 and 310 as shown in Figure 4. The depth of the recesses 405 and 410 measured from the top surface of the substrate 100 may be approximately 500 to 2000 Å. The recesses 405 and 410, which will be partially filled with a stress inducing material, should extend below the channel region of the FET. In one embodiment, the depth of each recess 405 and 410 is such as to position the top surface of the stress inducing material slightly below the semiconducting channel region of the substrate 100 that will separate a highly conductive source and drain. The

closer in proximity the stress inducing material is to the channel, the more pronounced the effect on mobility.

[0030] Next, a nitride interface (e.g., an Si_3N_4 film) 505 may be formed, including in recesses 405 and 410, as shown in Figure 5. By way of example, the nitride interface may be formed using an intermediate temperature LPCVD process or a low-temperature plasma assisted CVD process. The nitride interface may serve as a selective etch stop film.

[0031] Next recesses 405 and 410 may be filled with stress inducing material 605 and 610, as shown in Figure 6. The stress inducing material may fill the recesses 405 and 410 up to about the top of the substrate 100. Materials that undergo a volume expansion during the process flow may be used to impart compressive stresses. Likewise, materials that undergo a volume contraction during the process flow may be used to impart tensile stresses. Alternatively, materials having intrinsic stress properties may be used to impart tensile or compressive stresses. Thus, the chosen materials should impart a determined stress (e.g., either compressive or tensile) without introducing adverse affects.

[0032] An example of a tensile material is polysilicon. Polysilicon may be deposited in a conventional manner, such as by

pyrolyzing silane (SiH_4) using a low-pressure reactor operated between about 600°C and 650°C. The pressure may be approximately 25 to 130 Pa using 100% silane or 20% to 30% silane diluted in nitrogen. After deposition, the polysilicon may be annealed, such as by rapid thermal annealing (RTA) between 950 to 1050 °C. Upon annealing, the polysilicon grains grow and the material experiences a volume contraction. The contraction creates a tensile stress. The tensile stress causes tension in the channel, which enhances electron mobility for an nFET.

[0033] An example of a material which may impose a compressive stress is $\text{Si}_{1-x}\text{Ge}_x$, which may be deposited or grown using conventional techniques such as chemical vapor deposition methods. For example, ultrahigh vacuum chemical vapor deposition (UHV-CVD) may be used to grow a device quality $\text{Si}_{1-x}\text{Ge}_x$ layer. Other conventional techniques include rapid thermal chemical vapor deposition (RTCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing CVD (LRPCVD) and molecular beam epitaxy (MBE).

[0034] Another example of a material which may impose a compressive stress is SiO_2 . When Si is oxidized such as at a high temperature, dense Si is replaced with less dense SiO

. The SiO_2 is expanded in volume relative to the Si and exerts a compressive stress.

[0035] Alternatively, dielectric films may be used to stress recesses 405 and 410. By way of example, silicon nitride Si_3N_4 or Si_xN_y , and/or silicon oxynitride $\text{Si}_x\text{O}_y\text{N}_z$, may be used for stress films. These materials may be grown or blanket deposited in a conventional manner, such as by chemical vapor deposition (CVD), plasma enhanced CVD or physical vapor deposition (PVD). Such films can be made with a well controlled thickness. Illustratively, the thickness range may be between 50 to 300 nanometers for a thick film, and 20 to 50 nanometers for a thin film. Stress in such films may be controlled by controlling the deposition pressure and/or plasma power and/or other deposition process parameters.

[0036] Illustratively, without limiting the scope of the invention, to achieve a tensile film exhibiting a tensile stress of approximately 700 MPa, the following CVD parameters may be used: (i) a temperature of approximately 480°C, (ii) a pressure of approximately 6.25 Torr, (iii) a spacing between the wafer and the electrode of 490 mils, (iv) a flow of 300 sccm of 2% dilute SiH_4 gas, 15 sccm NH_3 gas and 1060 sccm N_2 gas using RF power of 340 watts.

[0037] Likewise, without limiting the scope of the invention, to achieve a compressive film exhibiting a compressive stress of approximately -1400 MPa, the following CVD parameters may be used: (i) a temperature of approximately 480°C, (ii) a pressure of approximately 5.75 Torr, (iii) a spacing between the wafer and the electrode of 395 mils, (iv) a flow of 3000 sccm of 2% dilute SiH_4 gas, 15 sccm NH_3 gas and 1060 sccm N_2 gas using RF power of 900 watts. Adjusting the deposition process parameters allows control over properties of the deposited material, including physical properties such as stress properties.

[0038] The stress inducing material 605 and 610 may then be selectively etched back, as shown in Figure 7, using a conventional wet or dry timed etching process. The etching process and etchant should be selective to the material to be etched rather than the surrounding material (e.g., Si_3N_4 film and/or material underlying Si_3N_4 film). Etching should be carried out until the top surface of the material 605 and 610 is below the level of the channel, which will separate the source from the drain.

[0039] The dotted line marked by arrow 710, as shown in Figure 7, conceptually denotes a bottom of a channel area for illustrative purposes. The area between the dotted line and

the top surface of the substrate under the gate is referred to herein as the channel region or channel area. Channel regions are typically rectangular with an associated length and width. As used herein channel area refers to an actual channel as well as to an area of a substrate that will accommodate a channel when the channel is formed. Stress induced by the materials 605 and 610 will be imparted to the adjacent channel region, thereby enhancing mobility in the channel. Because the stress material is below the channel (i.e., at a greater depth in the substrate), it should not interfere with the source or drain. The width of each recess, shown as 720 in Figure 7, is approximately the same as the width of the removed dummy spacers. By way of example, the width may be approximately 100 to 1000 Å. The total depth of each recess below the substrate 100 surface, shown as 730, may, for example, be approximately 500 to 2000 Å. The depth of the recessed stress material, i.e., the distance from the top surface of the substrate 100 to the top surface of the recessed stress material, which is denoted by 740, is slightly greater than the depth of the bottom of the channel, as denoted by 710. The height of the recessed stress material equals the difference between 730 and 740.

[0040] Additionally, as the stress inducing materials 605 and 610 are located below the dummy spacers, they are self-aligned, i.e., equidistant from the channel center. Thus, the materials 605 and 610 may impart substantially equal stresses to the channel.

[0041] The invention thus enables introduction of tensile or compressive stress to a transistor channel. Depending upon the surface orientation of the substrate and the direction of current flow in the crystal, an introduced tensile stress may enhance or degrade the mobility and an introduced compressive stress may enhance or degrade mobility.

[0042] After the stress inducing materials 605 and 610 have been deposited and etched back, a selective epitaxial Si growth process is carried out to fill the remainder of the recesses with device quality Si 805 and 810 as shown in Figure 8. The epitaxial growth may be carried out using conventional vapor-phase epitaxy (VPE) or molecular beam epitaxy (MBE) techniques. The top surfaces of the epitaxially grown Si 805 and 810 may or may not be planarized.

[0043] Next, the dielectric masks 205 and 210, including exposed portions of the nitride film 505, are removed selectively with respect to the gate and substrate. A wet or dry

etching process may be carried out in a conventional manner. For example, a buffered HF etch may be performed to remove the materials. Removal results in a structure as shown in Figure 9. After such removal, a conventional process flow may be carried out to complete the device build, including halo and extension implants, source-drain spacer, source drain implants, rapid thermal annealing (RTA) and silicide formation.

[0044] Those skilled in the art will appreciate that the process described above may be carried out in a selective manner. Active devices may be categorized into two or more groups. For example, different types of devices (e.g., nFETs and pFETs) may each have their own group. Conventional masking processes may be performed to isolate one or more groups from the process, while the process is carried out on an exposed group. Thus, a process according to the principles of the invention may be carried out separately for each group, e.g., first on pFETs, then on nFETs, or vice versa, to selectively introduce compressive or tensile stresses.

[0045] Those skilled in the art will also appreciate that a process according to the principles of the invention may be carried out in conjunction with other stress inducing processes to

further enhance performance. Electron mobility and, thus, nFET performance is improved by imparting tensile stress either along (i.e., parallel to) the direction of a current flow (i.e., from source to drain) and/or orthogonal to the direction of current flow. Additionally, hole mobility and, thus, pFET performance, may be enhanced by imparting compressive stress parallel to the direction of current flow and tensile stress perpendicular to the direction of current flow. To achieve enhanced performance, processes tailored to impart determined stresses orthogonal to the direction of current flow may be applied along with a process according to the principles of the invention.

[0046] Additionally, those skilled in the art will appreciate that in some cases it may be advantageous to degrade mobility, such as to regulate current flow. The invention enables selectively introducing compress or tensile stresses for purposes of degrading mobility.

[0047] While the invention has been described in terms of exemplary embodiments, those skilled in the art will recognize that the invention can be practiced with modifications and in the spirit and scope of the appended claims.